## IN THE CLAIMS

1. (Currently amended) A method for forming an oxide layer <u>having a first</u> thickness in an integrated circuit device process, comprising:

growing a thermal oxide layer <u>having a second thickness thinner than the first</u> thickness on a surface of a semiconductor substrate in a chemical vapor deposition(CVD) apparatus; and

forming a CVD material layer <u>having a third thickness substantially equal to a</u> <u>difference between the first thickness and the second thickness</u> on the thermal oxide layer in the <u>same CVD</u> apparatus.

- 2. (Original) The method of claim 1, wherein the thermal oxide layer is formed to a thickness of approximately 20Å to 100Å.
- 3. (Original) The method of claim 1, wherein the CVD material layer is formed of a material selected from the group consisting of silicon oxide, aluminum oxide, zirconium oxide, and tantalum oxide.
- 4. (Original) The method of claim 1, further comprising: forming another material layer on the CVD material layer in the CVD apparatus.
- 5. (Currently amended) The method of claim 1, wherein growing a thermal oxide layer comprises using  $O_2$ ,  $O_2$ ,  $O_2$  or a combination thereof for an oxidizing ambient.
- 6. (Original) The method of claim 1, wherein growing a thermal oxide layer is carried out at a temperature of approximately 750°C to 1000°C.
- 7. (Original) The method of claim 1, wherein growing a thermal oxide layer is carried out at a temperature of approximately 750°C to 1000°C and forming a CVD material layer is carried out at a temperature of approximately 700°C to 850°C.

8. (Original) The method of claim 1, wherein the surface of the semiconductor substrate comprises a bottom and a sidewall of a trench formed by etching the substrate to a predetermined depth; and

wherein the thermal oxide layer is formed to a thickness of approximately 20Å to 100Å, and the CVD material layer is formed to a thickness of approximately 50Å to 400Å.

- 9. (Original) The method of claim 8, wherein the CVD material layer is formed of a material selected from the group consisting of silicon oxide, aluminum oxide, zirconium oxide, and tantalum oxide.
- 10. (Currently amended) The method of claim 8, wherein growing a thermal oxide layer uses  $O_2$ ,  $O_2$   $O_2$   $O_3$   $O_4$  or a combination thereof as a source gas at a temperature of approximately 750°C to 1000°C, and forming a CVD material layer is carried out using N2O and SiH4 N2O and SiH4 as source gases at a temperature of approximately 700°C to 850°C.
- (Original) The method of claim 8, further comprising: forming a nitride liner 11. layer on the CVD material layer in the CVD apparatus to a thickness of approximately 30Å to 100Å, and forming a trench filling layer on the nitride liner layer in the CVD apparatus to a thickness of approximately 3000Å to 10000Å.
- (Currently amended) A method of forming an oxide layer having a first 12. thickness in an integrated circuit device process, comprising:

forming a thermal oxide layer having a second thickness thinner than the first thickness on an exposed single crystalline silicon substrate in a chemical vapor deposition (CVD) apparatus; and

forming a CVD material layer having a third thickness substantially equal to the differential thickness between the first thickness and the second thickness on the thermal oxide layer in the <u>same CVD</u> apparatus.

(Original) The method of claim 12, wherein forming a thermal oxide layer is 13. carried out at a temperature of approximately 750°C to 1000°C, and forming a CVD material layer is carried out at a temperature of approximately 700°C to 850°C.

Page 3 of 9

- 14. (Currently amended) The method of claim 13, wherein  $\frac{O_2}{O_2}$ ,  $\frac{N_2O}{O_2}$  or combination thereof is used as a source gas for forming a thermal oxide layer, and  $\frac{N_2O}{O_2}$  and  $\frac{N_2O}{O_2}$  and  $\frac{N_2O}{O_2}$  and  $\frac{N_2O}{O_2}$  are used as a source gas for forming a CVD material layer.
- 15. (Currently amended) A method of forming a layer for an integrated circuit device, comprising:

forming a trench in a single crystalline silicon substrate by etching;

forming an thermal oxide layer of a double layer structure with a first thickness on a surface of the trench;

forming a conformal liner material layer on the thermal oxide layer; and forming a nitride liner layer on the conformal liner material layer the oxide layer, wherein forming the oxide layer comprises:

forming a thermal oxide layer having a second thickness on the trench;
forming a conformal liner material layer having a third thickness
substantially equal to a difference between the first thickness and the second thickness on the oxide layer,

wherein the thermal oxide layer, the liner material layer, and the nitride liner layer are formed in the same chemical vapor deposition (CVD) apparatus.

- 16. (Original) The method of claim 15, wherein the thermal oxide layer is formed to a thickness of 20Å to 100Å.
- 17. (Original) The method of claim 15, wherein the liner material layer is formed to a thickness of 50Å to 400Å.
- 18. (Original) The method of claim 15, wherein the liner material layer is made of a material selected from the group consisting of silicon dioxide, aluminum trioxide, zirconium oxide, and tantalum pentoxide.
  - 19. (Cancelled)
- 20. (Previously Presented) The method of claim 15, wherein the thermal oxide layer is formed using O<sub>2</sub>, N<sub>2</sub>O or a combination thereof as a source gas at a temperature of approximately 750°C to 1000°C, and the liner material layer is a high temperature oxide layer

formed using  $N_2O$  and  $SiH_4$  as a source gas at a temperature of approximately 700°C to 850°C.

- 21. (Original) The method of claim 20, further comprising: forming a trench isolation material on the nitride liner layer in the same CVD apparatus to fill the trench.
- 22. (Currently amended) A method of forming an isolation trench, comprising, etching a single crystalline silicon substrate to form a trench therein; and

forming all layers, formed in the trench, in the trench in the same chemical vapor deposition (CVD) apparatus, wherein said all layers include a thermal oxide layer formed directly following formation of the trench, a liner material barrier layer formed on the thermal oxide layer, a nitride liner layer formed on the liner material barrier layer, and a trench isolation material layer formed on the nitride liner layer to fill the trench

etching a single crystalline silicon substrate to form a trench therein;

forming an oxide layer having a double layer structure with a first thickness on a surface of the trench;

forming a nitride liner layer on the oxide layer; and,
forming a trench isolation material layer on the nitride liner layer to fill the trench,
wherein forming the oxide layer comprises:

forming a thermal oxide layer having a second thickness on the trench;
forming a conformal liner material layer having a third thickness
substantially equal to a difference between the first thickness and the second
thickness on the oxide layer,

wherein the thermal oxide layer, the conformal liner material layer, and the nitride liner layer, and the trench isolation layer are formed in the same chemical vapor deposition (CVD) apparatus.

- 23. (Cancelled)
- 24. (Previously Presented) The method of claim 22, wherein the thermal oxide layer is formed to a thickness of 20Å to 100Å, and the liner material barrier layer is formed to a thickness of 50Å to 400Å.

- 25. (Currently amended) The method of claim 22, wherein the thermal oxide layer is formed using O2, O2, O2, O2, O2, O20 a combination thereof as a source gas at a temperature of approximately 750°C to 1000°C, and the liner material layer is a higher temperature oxide layer formed using O20 and O31 O32 and O33 as a source gas at a temperature of approximately 700°C to 850°C.
- 26. (Previously Presented) The method of claim 22, wherein the liner material layer is made of a material selected from the group consisting of silicon oxide, aluminum oxide, zirconium oxide, and tantalum oxide.
- 27. (Withdrawn) A trench isolation structure comprising: a trench for device isolation formed in a semiconductor substrate to a predetermined depth;
- a thermal oxide layer formed on a bottom and a sidewall of the trench to a thickness of 20Å to 100Å;
- a chemical vapor deposition (CVD) material barrier layer formed on the thermal oxide layer to a thickness of 50Å to 400Å;
  - a nitride liner layer formed on the CVD material barrier layer; and a trench isolation material layer formed on the nitride liner layer to fill up the trench.
- 28. (Withdrawn) The trench isolation structure of claim 27, wherein thermal oxide layer and the CVD material barrier layer are formed in the same CVD apparatus, and the CVD material barrier layer is made of aluminum oxide.